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ABSTRACT 
The aging mechanism in devices is prone to uncertainties due to dynamic stress 
conditions. In AMS circuits these can lead to momentary fluctuations in circuit voltage that 
may be missed by a compact model and hence cause unpredictable failure. Firstly, multiple 
aging effects in the devices may have underlying correlations. The generation of new traps 
during TDDB may significantly accelerate BTI, since these traps are close to the dielectric-
Si interface in scaled technology. Secondly, the prevalent reliability analysis lacks a direct 
validation of the lifetime of devices and circuits. The aging mechanism of BTI causes 
gradual degradation of the device leading to threshold voltage shift and increasing the 
failure rate. In the 28nm HKMG technology, contribution of BTI to NMOS degradation 
has become significant at high temperature as compared to Channel Hot Carrier (CHC). 
This requires revising the End of Lifetime (EOL) calculation based on contribution from 
induvial aging effects especially in feedback loops. Conventionally, aging in devices is 
extrapolated from a short-term measurement, but this practice results in unreliable 
prediction of EOL caused by variability in initial parameters and stress conditions. To 
mitigate the extrapolation issues and improve predictability, this work aims at providing a 
new approach to test the device to EOL in a fast and controllable manner. The contributions 
of this thesis include: (1) based on stochastic trapping/de-trapping mechanism, new 
compact BTI models are developed and verified with 14nm FinFET and 28nm HKMG 
data. Moreover, these models are implemented into circuit simulation, illustrating a 
significant increase in failure rate due to accelerated BTI,  (2) developing a model to predict 
accelerated aging under special conditions like feedback loops and stacked inverters, (3) 
introducing a feedback loop based test methodology called Adaptive Accelerated Aging 
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(AAA) that can generate accurate aging data till EOL, (4) presenting simulation and 
experimental data for the models and providing test setup for multiple stress conditions, 
including those for achieving EOL in 1 hour device as well as ring oscillator (RO) circuit 
for validation of the proposed methodology, and (5) scaling these models for finding a 
guard band for VLSI design circuits that can provide realistic aging impact. 
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CHAPTER 1. INTRODUCTION 
1.1. Overview of Current Aging Models  
Aging in devices due to gradual degradation of threshold voltage (Vth) has been 
explained by multiple models. For Bias temperature inversion (BTI), there are two main 
models in existence that address transistor behavior degradation due to changes in the 
quality and physical state of the gate oxide.  The earlier developed and widely accepted of 
these models is the Reaction-Diffusion (RD) model. The RD model assumes that applied 
voltage at the gate (Vg) initiates a field dependent reaction at the semiconductor-oxide 
interface that generates interface traps by breaking passivized Si-H bonds.  During 
Reaction, the interface charges introduced by the broken bonds cause an increase in Vth.  
During Diffusion, the generated hydrogen species combine to form H2 and diffuses away 
from Si-SiO2 interface towards the gate, thus changing the concentration of hydrogen at 
the interface. When stress is lowered, the hydrogen species diffuse back and anneals the 
broken bonds thus causing recovery [4]. 
The second model known as the Trapping-Detrapping (TD) model explains the 
change in Vth through charging and discharging of trap locations in the oxide and at the 
interface. According to this theory, the field applied at the gate due to Vg modulates the 
trap energy. When the trap gains enough energy, it may capture a charge carrier thus 
reducing the number of available carriers in the channel. This phenomenon is called 
Trapping. Faster traps have higher probability of capturing carriers; the occupation 
probability increases with increase in Voltage and Temperature. When the trap releases the 
carrier due to decrease in its energy, it leads to De-trapping and hence recovery [5].   
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In addition to BTI, Hot Carrier Effect (HCI) impacts aging when the drain voltage 
(Vd) is high. The high drain-source (Vds) voltage accelerates the electrons and they impact 
the drain causing localized generation of traps. When both Vg and Vd are high, BTI and 
HCI occur simultaneously and their effect on Vth can be seen as additive. HCI follows the 
tn relation similar to BTI in RD model with n~0.45. Only thing to note is that HCI does not 
experience any recovery. 
 
Figure 1.1 Existing physical models of Vth change in literature. Left to right shows 
BTI-RD model, BTI TD model and HCI model 
 
1.2. Issues in predicting aging in present models 
The models presented above present some issues in their compact formulation. The 
pros and cons of each models can be listed as:  
 Reaction-Diffusion model:  
Pros: nth order time dependence of degradation is modeled well especially for long 
stress time. 
Cons: Short term degradation/recovery on time scales less than a milli-second are 
not well modeled.  Moreover, this model is sensitive to statistical variations in modelling 
parameters. The time exponent model parameter ‘n’ stabilizes to the expected value of 0.16 
    
* (Image: Modeling and Simulation Tools for Aging Effects in Scaled CMOS Design, Ketul 
Sutaria) 
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over long stress times, but is much higher for shorter stress times. In comparison, the 
parameters φ, A and C of the TD model ( 𝒏(𝒕) = 𝝋(𝑨 + 𝒍𝒐𝒈(𝟏 + 𝑪𝒕))) do not show large 
variations [6]. 
 Trapping-Detrapping model: 
Pros: Models fast recovery well, and is more reliable with log(time) prediction. 
Cons: Not reliable at longer stress times, likely due to not accounting for increase 
in number of available traps in time [6]. This model assumes a fixed number of initial traps 
then modulates the energy of the traps based on the applied stress voltage. 
Owing to these observed shortcomings, attempts have been made to unify these 
models to be able to predict the short term and long term degradation of Vth in a better 
way. Previous efforts at joint modeling of RD and TD effects includes the two energy well 
model [7] and the structural relaxation model [8].  Built based on the RD model, the carriers 
in the two energy well model can be captured by traps of different energy level and recover 
quickly from those of low energy in order to explain the fast recovery and variation in 
parameters.  Structural relaxation was built on the TD model and artificially introduced 
non-recoverable traps to explain degradation over long stress times.   
In this work, I attempt a more direct unification of the RD and TD mechanisms by 
modeling the number of traps in a deterministic way as per the RD mechanism, while using 
TD to describe the stochastic process of capture and emission. This work combines the trap 
generation features of the RD model with the trap occupation features of the TD model to 
reliably predict both short- and long-term degradation and recovery due to all FEOL 
mechanisms.  The model developed here should also be able to handle cases where 
Dynamic Voltage Stress (DVS) or random input stress conditions are applied.  
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1.3. Motivation for this work 
Temporal degradation of devices and circuits is a key factor in failure management, 
causing over margining, lower performance and higher power consumption. The goal of 
this project is to develop efficient and accurate means of modeling and testing aging effects 
in the high stress regime where failure can happen in a matter of hours.  The models are 
developed on the basis of same underlying physical principles of trap generation, 
population and de-population. This work not only aims at solving the problem of short term 
measurement error shown in Fig 1.2, but also at providing a new approach to test the device 
to the end of lifetime (EOL) in a fast and controllable manner adaptive to device response 
to mitigate the issues arising out of long term extrapolation. While HCI is still significant 
in analog/mixed-signal design, BTI is dominant in digital design at scaled technology 
nodes, for both NMOS and PMOS devices. Physical modeling and accurate prediction 
tools of these aging effects are essential to guarantee the quality of large-scale system 
design at short time scales.  
 
Figure 1.2 (left) Mismatch in short term modelling by RD model. (Right) Mis-
prediction of momentary fluctuations in AMS circuits causing failure 
   
* (Image: K. B. Sutaria et al,“ Accelerated aging in analog and digital circuit with feedback,” IEEE TDMR, 2015) 
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The prediction for reliability, such as the lifetime, presents a unique challenge to 
integrated circuit design community. Unlike timing and power analysis that can be directly 
validated by silicon measurement post fabrication, EOL can only be predicted. A common 
practice is to sample the device for a short time, calibrate the aging model, and rely on 
extrapolation methods to estimate the device lifetime. This conventional method suffers 
from inaccuracy in long-term prediction due to many physical and practical reasons, such 
as the stochastic nature of the aging process, device-to-device variations and design 
uncertainties. To account for these factors at the circuit level, such a method is expensive 
in runtime and memory resources [1-3]. As an example, Figure 1.3 presents the prediction 
of EOL for four 28nm NMOS devices, using the power law dependence on the stress time 
to extrapolate. In the presence of statistical fluctuations that are intrinsic to PBTI, even a 
small difference in the short-term data, which may be introduced by device variations or 
testing conditions, can lead to a dramatic variability in the long-term prediction [5, 13]. 
Starting from a similar threshold voltage (Vth) degradation rate, two of the devices exhibit 
a difference of 10X in the time needed to reach 100mV shift in Vth (∆Vth). 
Therefore in this work, analyses is done to study the impact of circuit conditions 
liked feedback loops, stacked inverters, level shifters, DVFS circuits etc. that may lead to 
accelerated Vth degradation. A strategy is developed to accelerate aging of a device or 
circuit to meet EOL requirements specified. 
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Figure 1.3 Vth shift based on the extrapolation from short-term measurement 
leads to unreliable EOL prediction under statistical variations. Though the short-term 
Vth shifts for four devices only have a small amount of variations, the difference among 
them is amplified during the extrapolation. 
 
Added to these device level modelling challenges, reliability analysis at circuit level 
also poses problems. Simulating 28nm high-K metal-gate (HKMG) with SPICE is 
inefficient for large-scale digital design as shown in Fig 1.4. As the scale and the 
complexity of VLSI design increase, the time taken to calculate aging increases linearly. 
Additionally, the physics of recovery in BTI is not well described by existing models in 
the PDK, causing a significant overestimation of path delay degradation (∆Td), as shown 
in Fig. 1.4.  In design practice, such erroneous aging prediction may lead to inappropriate 
optimization and tradeoffs among performance, power and reliability. Thus, the framework 
of System Reliability Analyzer (SyRA) has been updated to SyRA-X for providing a guard-
band to reliably predict circuit aging. So the motivation is to provide a fast and accurate 
aging prediction for VLSI circuits. 
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Figure 1.4 (left) Time required for aging simulation in SPICE increases with the 
complexity of the circuit. (right) Current PDK model at 28nm does not capture the 
recovery effect thus leading to overdesign 
1.4. Thesis Organization  
Chapter 2 discusses the development of BTI model to cater to short term as well as 
long term stress model. It also details the impact of TDDB aging by incorporating the 
additional traps and their energy into its framework. Chapter 3 discusses the analysis of 
positive feedback in specific circuits and implementation of methodology to accelerate 
aging to achieve desired EOL. Chapter 4 provides a discussion on the results of SyRA-X 
framework on VLSI circuits. Chapter 5 summarizes this work and sheds light on some 
possible future work ideas. 
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CHAPTER 2. BTI Model Development 
2.1. Model to incorporate short term and long term effects 
Bias-temperature-instability (BTI) is the dominant aging effect in scaled 
technology. Its underlying physics can be explained and modeled by the trapping/ 
Detrapping process (TD) [10]. Previous efforts on BTI modeling assume a constant trap 
availability and results in the logarithm model [5]. To account for the change in trap number 
in both gradual aging and the sudden fluctuation under TDDB (described in next section), 
I first introduce an increase in total trap number (N) over time as a power law on time (tn) 
[2] (Table 1). The number of occupied traps in TD model is given by equation 1 [10], where 
ND is the number of available traps, n(t) are occupied traps [5] and P01 is the occupation 
probability of a trap at time t.   
𝒏(𝐭) = (∑ 𝐍𝐃
𝐍𝐍𝐃𝐞−𝐍
𝐍𝐃!
∞
𝐍𝐃=𝟎
)∫𝐏𝟎𝟏(𝐭, 𝛕𝐜, 𝛕𝐞)                         (1) 
Expanding P01 in terms of capture and emission coefficients (τc, τe), and substituting for 
logarithmic distributions of time constants equation (2) is obtained, where pmin and pmax are 
the time constants of the fastest and slowest traps, g(ET) is the trap energy distribution and 
N is the average trap density.  The assumptions made in this model are:  
1. ND is Poisson distributed, common for a discrete process of trapping-detrapping. 
2. τc and τe are uniformly distributed on a logarithmic scale.  
3. Distribution of trap energy is approximated as a U-shape. 
𝐧(𝐭) =
𝐍
𝐥𝐧𝟏𝟎(𝐩𝐦𝐚𝐱−𝐩𝐦𝐢𝐧)
∗ ∫
𝐠(𝐄𝐓)𝐝𝐄𝐓
𝟏+𝐞𝐱𝐩(−
𝐄𝐓−𝐄𝐅
𝐤𝐓
)
𝐄𝐓𝐦𝐚𝐱
𝟎
∗ ∫
𝐞−𝐮−𝟏
𝐮
𝐝𝐮
𝟏𝟎−𝐩𝐦𝐚𝐱𝐭
𝟏𝟎−𝐩𝐦𝐢𝐧𝐭
                                (2) 
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In model, replace the Poisson distributed ND by a deterministic time dependent N(t)=At
n  
which evolves with time based on power law.  Total number of traps effecting device aging 
is then obtained by integrating over the stress time as 
𝒏(𝒕) = 𝝋(𝟏 −
𝑩𝑨𝟏
𝟏+𝑩𝒏−𝑩
) 𝒕𝒏 𝐥𝐨𝐠(𝑨 + 𝑩𝒕) +
𝑩𝑨𝟏
𝟏+𝑩𝒏−𝑩
𝒕𝒏 −
𝒏𝑨𝑨𝟏
𝟏+𝑩𝒏−𝑩
𝒕𝒏−𝟏 𝐥𝐨𝐠(𝑨 + 𝑩𝒕)…     
(3) 
In this equation A, B and φ are the TD model parameters discussed in [2].  In this 
model φ has an exponential dependence on V and T given by: 𝐞𝐱𝐩(
𝛃𝐕𝐠
𝐓𝐨𝐱𝐤𝐓
) 𝐞𝐱𝐩 (
−𝐄𝟎
𝐤𝐓
). The 
last term decays very quickly and can be ignored. This equation can be expressed in a 
compact form as: 
𝐧(𝐭) = 𝛗[𝐂𝟏𝐭
𝐧𝐥𝐧(𝟏 + 𝐂𝟐𝐭) + 𝐂𝟑𝐭
𝐧]                                                                         (4) 
where φ has an exponential dependence on stress voltage (V), temperature (T) and trap 
energy (E) expressed above. C1, C2, and C3 are dependent on TD model coefficients which 
in turn depend on stress conditions and trap characteristics.  These parameters will 
determine sensitivity to short-term and long-term stress condition and can be used to fit the 
model to experimental data.   For dynamic stress, the first term dominates. Fig. 2.1 validates 
this model with 14nm FinFET data [11]. While a conventional tn model may match the 
long-term data, it has a larger error in the short term (the inset in Fig. 2.1). The new model 
of Eq. (4) well matches the data in both the long term and the short term.  The shift in 
threshold voltage depends on the number occupied traps as 
∆𝐕𝐭𝐡 =
𝐪∗𝐧(𝐭)
𝐂𝐨𝐱
                                            (5) 
  
 
 10 
HCI does not contain a recovery step and can be explained well by the RD model [11].  
Since the stress condition for BTI and HCI are different, their effects can be decoupled and 
the total shift in threshold voltage can be found as a linear combination of shifts produced 
by each mechanism (Eq. 6) 
∆𝐕𝐭𝐡_𝐭𝐨𝐭𝐚𝐥 = ∆𝐕𝐭𝐡_𝐇𝐂𝐈 + ∆𝐕𝐭𝐡_𝐁𝐓𝐈 + ∆𝐕𝐭𝐡_𝐁𝐓𝐈_𝐫𝐞𝐜𝐨𝐯𝐞𝐫𝐲                                  (6) 
Figure 2.1 The new model improves the accuracy across a wide range of stress time [11]  
2.2. Model with added TDDB impact 
Usually the TD process is gradual and independent of other aging effects, e.g., time-
dependent-dielectric breakdown (TDDB). Yet, with ultra-thin gate dielectric, the new traps 
that are generated by TDDB may lead to simultaneous increase in gate leakage (Ig) and 
threshold voltage (Vth) (Fig. 2.2). This is because the new traps from TDDB are still close 
to the interface between gate dielectric and the substrate and thus, are able to participate in 
and accelerate the capture/emission process of BTI (Fig. 2.2).  Fig. 2.3 presents the study  
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Figure 2.2 (left)The sudden jump in Ig, caused by TDDB, accelerates Vth change under 
BTI. (right)The generation of new discrete traps (shown as white dots) under TDDB lead 
to the final conductive path, and are also responsible to faster degradation of BTI. 
 
flow, with the particular interest on the correlated TDDB and BTI that are induced by the 
same group of traps, as well as the impact on circuit lifetime. 
 
Figure 2.3 The modeling and simulation flow, with the focus on the correlation between 
TDDB and BTI. The stochastic properties of the trap are calibrated by joint 
TDDB and BTI measurement. 
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More importantly, the random jump in trap number due to TDDB (∆N(t1), where t1 
is the moment it happens) needs to be carefully considered. The occurrence of Ig jump is 
more probable when multiple traps are generated simultaneously leading to the percolation 
path [4]. These additional traps are integrated into Eq. (4), as presented in Table 1.  
 
Table 2.1 :  Summary of BTI and TDDB models, correlated by discrete random 
trap generation. 
Validated by Fig. 2.4, these new traps have a much more pronounced effect than 
the gradual aging process, due to the number of traps generated and their energy. Similar  
 
Figure 2.4 The impact of TDDB on BTI is significant in aging prediction. (right) 
TDDB is more sensitive to trap energy due to the exponential dependence 
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] 
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sensitivity to N and E is also observed in TDDB (Fig. 2.4) [9,12]. To confirm the 
correlation between TDDB and BTI in thin dielectric devices, multiple 28nm HKMG 
transistors were stressed and simultaneously monitor both Ig and threshold shift (∆Vth), as 
shown in Fig. 2.5 (top). Note that even under severe TDDB, Ig is still much smaller than 
the drain current that is used to extract Vth.  
 
 
Figure 2.5 (top) The correlation of TDDB and BTI in four 28nm devices. The new BTI 
model well captures the acceleration that is affected by the additional traps under 
TDDB.(bottom) From Ig and Vth changes in 7 devices, the properties of new traps 
generated by TDDB are extracted, matching their assumption in Table 1 
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Therefore, ∆Vth is indeed due to BTI. The slope of ∆Vth remains the same after additional 
traps. From each moment where Ig jumps, the acceleration of BTI is consistently observed. 
Furthermore, the models of TDDB and BTI (Table 1) are applied to each moment and a 
pair of ∆N and E are extracted. Fig. 2.5 (bottom) summarizes the result. The range and 
statistics of both parameters match original assumption in deriving the models (Table 1) 
[10,9,12]. 
The new models are integrated into circuit simulation to assess the impact on 
timing. Fig. 2.6 presents the schematic, with both TDDB and BTI degradation affected by 
the same group of new traps. The moment of trap generation is a random variable in 
Verilog; their energy follows a normal distribution [9]. Two data-paths are statistically 
simulated, as shown in Figs. 2.6 and 2.7. The time to failure (TTF) is defined by timing 
error, i.e., when path delay increases by more than 5% of the fresh value. Indeed, the 
stochastic impact by TDDB on BTI significantly speeds up delay degradation. In the worst 
case, TTF may be reduced by more than 4X. 
 
 
Figure 2.6 (left) Both TDDB and BTI are implemented as stochastic aging to circuits 
(right) the data paths analyzed. 
.  
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Figure 2.7 Timing failure happens much earlier due to the acceleration by TDDB, even 
though TDDB does not occur yet. 
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CHAPTER 3. Feedback Loop 
3.1. Positive Feedback Loops and Accelerated Aging 
Reliability modeling and analysis today lacks a robust method to directly validate 
the lifetime of devices and circuits. As aging mechanisms are usually gradual, i.e., a slow 
process, conventional aging analysis relies on the extrapolation from a short-term 
measurement, resulting in unreliable prediction of End of Life (EOL). Such situation is 
exacerbated at scaled technology nodes, where the more gradual and stochastic mechanism 
of Bias Temperature Instability (BTI) dominates aging, rather than Hot Carrier Injection 
(HCI). To improve the robustness of aging modeling and EOL prediction, this work 
proposes a new approach to adaptively stress the device to EOL in an accelerated and 
controllable manner. It enables us to monitor the entire process of degradation and validate 
related analysis tools. This chapters outlines the acceleration in aging caused by certain 
circuit configurations like diode connections, stacked inverters, level shifters etc. and 
leveraging this phenomenon, develop a closed-loop test methodology, Adaptive 
Accelerated Aging (AAA), that effectively accelerates the degradation in a device as well 
as circuit.  
In addition to the effect of BTI, other aging mechanisms, especially HCI and time 
dependent dielectric breakdown (TDDB), exist together and may be correlated due to 
reliability physics and circuit operation conditions, making an accurate prediction even 
more difficult.  For instance, the co-existence of PBTI and HCI in HKMG devices requires 
careful decomposition and physical modeling. Figure 3.1 shows the effect of HCI is 
significant at room temperature and increases dramatically with higher stress voltage; as  
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Figure 3.1 Both HCI and BTI occur when a NMOS device is biased in a diode 
connection (i.e., Vgs = Vds). An appropriate temperature is selected to decompose HCI 
and BTI: (left) the room temperature is applied first such that the degradation is 
dominated by HCI; (right) then a much higher temperature is applied and thus, aging of 
the 28nm HKMG device is primarily induced by PBTI. The combination of these testes 
helps separate BTI and HCI, and calibrate corresponding models. 
 
temperature increases, the total degradation is larger, while the contribution of HCI 
becomes secondary to that of PBTI. Therefore, the relative importance of PBTI and HCI 
depends on both the drain voltage and the stress temperature. The complexity in these 
physical behaviors demands an effective and controllable test method to measure the actual 
degradation to EOL, yet without the burden of long measurement time as in conventional 
methods used currently.                                                                                                                                                                                                                                                                                                                                                                                                 
This capability of stressing a device to EOL will offer direct and complete validation 
of the individual and coupled aging mechanisms. The impact of aging also needs to be 
studied at circuit level to validate the device model and make it useful for large-scale 
designs, including both the stress and the recovery phases under dynamic system operations 
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[9]. A closed-loop test structure, instead of the open-loop one used in conventional aging 
test is configured; by adaptively tuning the gain of the feedback loop, this method is able 
to stress the device to EOL within one hour, offering a fast and convenient method to 
validate the entire aging process. 
3.1.1. Compact model for feedback loops 
Reliability analysis for complex gates and circuits presents a unique challenge 
while predicting the aging degradation using the existing compact models. Various 
configurations of devices may have stress conditions that cause accelerated aging due to 
presence of feedback loops. The devices in that case may degrade more than what is 
predicted and lead to early failure or incorrect behavior and are missed in the standard 
model analysis. For example, in case of stacked NMOS, with different voltage on each 
gate, the intermediate node’s voltage decreases over time thus causing the Vds drop of the 
transistor to increase. This causes increased HCI than predicted by a compact model 
assuming the initial Vds as the stress condition as shown in Fig 3.8. Another type of 
commonly occurring structure is a diode connected device with fixed current. In this case, 
as the device degrades but the constant current requirement forces Vd to increase, the stress 
condition becomes more stringent and accelerates aging. Similar configurations exist in 
complex circuits like comparators, dynamic circuits, level shifters etc. with stacked NMOS 
with gates biased at different voltages. Other cases like digital circuits with PLL feedback 
where the period is adjusted to maintain the original frequency thus increasing the stress 
condition and increasing aging. In case of a clock buffer, as the buffers in the tree degrade, 
the clock needs to be made slower thus increasing the time of stress.  
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Thus, these cases need special treatment when it comes to aging prediction. 
Traditionally, analysis is performed in small time steps in multiple iterations with each 
iteration having updated stress condition. Though this analysis is accurate it is extremely 
time and computation consuming. So the development of a closed form compact model is 
proposed to be able to predict this accelerated aging behavior in a fast an accurate manner 
i.e. model bias runaway for HCI. Basically even before runaway happens, the degradation 
rate increases above the base line, and can model this behavior. 
Figure 3.2 Comparison of aging due to BTI and HCI individually and combined 
 
Figure 3.3 Graph showing pictorially the approach for derivation 
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3.1.1.1. Feedback loop model 
To develop a compact model, let us look at a feedback loop case. The voltage at X 
in Fig 3.2 needs to be calculated as a function of initial bias voltage, time and temperature 
of stress. For a fixed bias current, the aging effects of HCI and BTI are: 
𝐵𝑇𝐼:  ∆𝑉𝑡ℎ(𝑡 + ∆𝑡) = 𝑓(𝑉𝑔𝑠(𝑡) − 𝑉𝑡ℎ(𝑡), ∆𝑡)                                                                            (7) 
𝐻𝐶𝐼:  ∆𝑉𝑡ℎ(𝑡 + ∆𝑡) = 𝑓(𝑉𝑔𝑠(𝑡) − 𝑉𝑡ℎ(𝑡), (𝑉𝑑𝑠(𝑡), ∆𝑡)                                                     (8) 
To maintain constant current, 𝑉𝑔𝑠(𝑡) − 𝑉𝑡ℎ(𝑡) is constant so the HCI term leads to 
the runaway behavior. Now assuming the total stress time is divided in to N intervals. 
Define 𝐹0 = 𝑘𝑒
𝑉𝑑𝑠
𝐵  so that ∆𝑉𝑡ℎ = 𝐹0 (
𝑇
𝑁
)
𝑛
is when a device is stressed for time a small 
interval of time T/N. ∆𝑉𝑡ℎ𝐵 = 𝐹0(𝑇)
𝑛is the baseline curve. Then in the next interval, Vth 
shift is: 
 𝐹0 (
𝑇
𝑁
)
𝑛
(1 + 𝛼
𝐹0
𝐵
(
𝑇
𝑁
)
𝑛
); 𝐹2 = 𝐹0 (
2𝑇
𝑁
)
𝑛
(1 + 𝛼
𝐹1
𝐵
)                                                        (9) 
and so on till: 𝐹𝑘 = 𝐹0 (
𝑘𝑇
𝑁
)
𝑛
(1 + 𝛼
𝐹𝑘−1
𝐵
) which can also be written as: 
𝐹𝑘 = 𝐹0 (
𝑘𝑇
𝑁
)
𝑛
(1 + 𝛼
𝐹0
𝐵
(𝑘 − 1)𝑛 (
𝑇
𝑁
)
𝑛
+ 𝛼2
𝐹0
𝐵2
(𝑘 − 1)𝑛𝐹𝑘−2 (
𝑇
𝑁
)
𝑛
)                              (10) 
Looking at Nth interval (k=N) and simplifying: 
𝐹𝑁 = 𝐹0(𝑇)
𝑛 {1 + (
𝑁−1
𝑁
)
𝑛
𝐶𝑇𝑛 +⋯+ (
𝑁−1
𝑁
)
𝑛
(
𝑁−2
𝑁
)
𝑛
(
𝑁−3
𝑁
)
𝑛
…(
2
𝑁
) (
1
𝑁
) (𝐶𝑇𝑛)𝑁}      (11) 
where 𝐶 =
𝛼
𝐵
𝐹0 On taking the limit N-> inf and simplifying,  CT
n <1 so it is convergent 
infinite sum of geometric series  
𝐹𝑁 = 𝐹0(𝑇)
𝑛 [
1
1−𝐶𝑇𝑛
]                                                                                                          (12) 
 Therefore the shift in Vth is given by: 
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∆𝑉𝑡ℎ =
∆𝑉𝑡ℎ𝐵
1−
𝛼
𝐵
∆𝑉𝑡ℎ𝐵
= 
∆𝑉𝑡ℎ𝐵
1−𝑔1𝑔2
                                                                                                    (13) 
It can be rewritten in terms of loop gains as: 
𝛼
𝐵
∆𝑉𝑡ℎ𝐵 = 𝑔1𝑔2 where 𝑔1 =
𝜕𝑉𝑑𝑠
𝜕∆𝑉𝑡ℎ
= 𝛼 ;  𝑔2 =
𝜕∆𝑉𝑡ℎ
𝜕𝑉𝑑𝑠
= ∆𝑉𝑡ℎ𝐵𝑓(𝑡𝑒𝑐ℎ𝑛𝑜𝑙𝑜𝑔𝑦 𝑙𝑒𝑛𝑔𝑡ℎ) 
Figure 3.4 Physical formalism of bias runaway: A feedback loop accelerates the process 
of aging. 
Table 3.1 Compact form of accelerated aging equations 
INPUTS:
Vbias0 
Vstress 
Temp 
Vth_baseline
th
bias
V
V


1g
ds
th
V
V


2g
Vbias increase due 
to feedback
Vth increase due 
to aging
Loop gain A=g1g2 
Condition for 
runaway: A>1
 
Diode 
connected 
∆𝑉𝑡ℎ=
 ∆𝑉𝑡ℎ𝐵
1−(𝛼(𝑔1𝑔2))
 
 
65nm  ∆𝑉𝑡ℎ𝐵
1 − (𝛼(1 +
1
𝑉𝑑𝑠0
)∆𝑉𝑡ℎ𝐵)
 
28nm  ∆𝑉𝑡ℎ𝐵
1 − (𝛼(1 +
1
𝑉𝑑𝑠0
)∆𝑉𝑡ℎ𝐵)
 
14nm  ∆𝑉𝑡ℎ𝐵
1 − (𝛼1 (𝑒
𝑉𝑑𝑠0
𝛼2 ∆𝑉𝑡ℎ𝐵 ln(𝛼3∆𝑉𝑡ℎ𝐵𝑉𝑑𝑠0)))
 
 
  
 
 22 
3.1.1.2. Model Verification 
The compact mode in Equation 13 can be used across technology nodes with proper 
calibration of g1 and g2 as seen in Table 3.1. To validate this model, measurements have 
been performed for 16nm finfet NMOS, 28nm HKMG NMOS and 65nm NMOS devices. 
The devices were first calibrated for HCI behavior as seen in Fig 3.5. In order to calibrate 
the devices and find g1 and g2, sensitivities of Vbias(Vx) and Vth are plotted. For g1, the 
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Figure 3.5 The graphs showing sensitivity of bias point for g1 and g2 calculation. 
sensitivity of the bias point to ∆Vth Is needed. By measuring the voltage at Vbias while 
changing the Vg this can be tested. In case of a low initial bias voltage, the relation is linear. 
To maintain the same Ids, Vds increases by same amount as Vgs-Vth degrades due to aging. 
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When the bias voltage is high, this relation becomes non-linear as seen in Fig 3.5. Therefore 
calibration of g1 should be done for a device at its operating condition for using this model. 
g2 relation on the other hand is determined by the aging model used as sensitivity of ∆Vth 
to stress Vds. Post calibration, for the simulation of feedback loop iterations were performed 
for every 2% of Ids degradation. Thus the time-steps are initially small but increase with 
stress time.  
I observe in Fig 3.7 that due to the feedback, the bias voltage increases at an 
accelerated rate as compared to device stressed without connecting Vg and Vd for all three  
Figure 3.6 Runaway behavior correctly predicted by model 
technology nodes measured. This degradation increases with initial bias Vbias finally 
leading to run-away when A>1 as seen in Fig 3.6. Once behavior of g1 and g2 is determined, 
the compact equation can predict the degradation under feedback accurately. This equation 
can also determine the time of runaway based on stress conditions as shown in Fig. 3.6. 
The nodes in a circuit that are prone to bias runaway can be identified and this model used 
as Verilog-A block for the effected devices in order to study its impact on circuit. 
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Figure 3.7 HCI calibration (left) and accelerated aging behavior (right) 
measured for 3 technology nodes. 
3.1.2. Accelerated aging for circuits 
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Figure 3.8 (left) Diode connected configuration showing accelerated aging. 
(right) stacked NMOS accelerated aging 
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Figure 3.9 Circuit simulation showing accelerated aging in constant bias current 
configuration at 16nm technology node. 
Simulations have been performed for various circuits [1] to determine the impact 
of feedback loops on their functioning. The usefulness of the compact model in terms of 
accuracy and speedup in computation time is validated in table 3.2. The circuits that were 
considered are bias generation circuits seen in AMS designs (Fig 3.8, fig 3.9), dynamic 
gate with stacked inverters (Fig 3.8) and ring oscillator (RO) to represent a digital circuit 
under DVFS feedback. Circuit I is the bias generation circuit as shown in Table II has a 
diode connected NMOS. This device creates the feedback loop which accelerates aging. 
The failure condition for this circuit is considered as 10% decrease in the bias voltage 
supplied at the output. Similarly in the stacked NMOS for circuit II, the intermediate node 
x has accelerated voltage decrease. A smaller Vx causes the Vds of the transistor to increase 
over time thus causing increased HCI than predicted by a compact model assuming 
constant initial Vds as the stress condition. The failure condition here is considered as 20% 
increase in the propagation delay. In circuit III, the frequency of RO decreases with time. 
The supply voltage VDD is increased to compensate for this decrease. But the increased 
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stress voltage causes higher degradation thus driving the RO into a feedback loop which 
accelerates aging. The failure condition here is considered as a 10% decrease in the initial 
frequency of operation. 
If just traditional aging models for all the devices in these circuits is considered, the 
time to failure (TTF) is ~2X higher than the actual TTF seen in the iterative simulations. 
On the other hand performing iterative simulations for the circuits increases the 
computation time ~30X times. Table II shows that the compact model formulation is able 
to predict the TTF accurately for computation time same as traditional model as it does not 
require any iterations. 
Table 3.2 Comparison of I. traditional, II. Iterative and III. Compact models 
 
 
 
VDD
VSS
Vo
 
VDD
V2
Vo
Vx
V1
Φ 
Φ 
 
 
 
VDD
VSS  
TTF(Ks) 
I 180 140 216 
II 64 99 84 
III 64.8 95 82 
Computation time(s) 
I 1.39 3.03 2.25 
II 41.7 62 67.5 
III 2.12 3.22 2.96 
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3.2. Adaptive Accelerated Aging: Devices 
Based on the phenomenon of accelerated aging under positive feedback, a new 
method of Adaptive Accelerated Aging (AAA) was devised to speed up the degradation of 
the devices-under-test (DUTs) in a controlled manner, in order to rapidly characterize the 
entire aging process until the end of their life. Similar as other works, EOL or device failure 
is defined by gate dielectric breakdown leading to sudden jump in gate current [9]. In 
addition to accelerating aging, another intention of AAA is its adaptability to the response 
of individual devices, i.e., a weaker device with higher level of defects will fail faster while  
 
Figure 3.10 Bias runaway occurs at 65nm due to HCI, when the loop gain>1 (left); but 
at low temperature, it requires a very high bias voltage which reduces the controllability 
of the experiment. In 28nm HKMG (right), such runaway is not observed in the same 
diode structure, due to the dominance of gradual BTI at high temperature. 
 
a better device will degrade less or might not even get damaged during the stress test. 
Detailed description and formalism of the proposed method is presented in the following 
sub-sections. 
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3.2.1. Derivation of compact model 
From section 3.1.1.1, 
𝐵𝑇𝐼:  ∆𝑉𝑡ℎ(𝑡 + ∆𝑡) =  ∆𝑉𝑡ℎ(𝑡) + √𝑉𝑔𝑠(𝑡) − 𝑉𝑡ℎ(𝑡) 𝑒
(𝑉𝑔𝑠(𝑡)−𝑉𝑡ℎ(𝑡))
𝐸0𝑇𝑜𝑥 (𝐴∆𝑡𝑛)  
Where 𝑔1 =
𝜕𝑉𝑔𝑠
𝜕∆𝑉𝑡ℎ
= 𝛼 ;  𝑔2 =
𝜕∆𝑉𝑡ℎ
𝜕𝑉𝑔𝑠
= 0. Thus 𝑔1𝑔2=0 and this is a stable system. The 
feedback loop is modified to ensure that Vg(tn) = Vg(tn-1) + α ∆𝑉𝑡ℎ(tn-1) s.t 𝑉𝑔𝑠(𝑡𝑛) −
𝑉𝑡ℎ(𝑡𝑛)= (α-1) ∆𝑉𝑡ℎ(tn-1) where α is a constant. This stress voltage increment is done when 
Id drops by x% of its present value. Now for a time duration ∆t at the end of time t, 
𝐵𝑇𝐼:  ∆𝑉𝑡ℎ(𝑡 + ∆𝑡) = ∆𝑉𝑡ℎ(𝑡) + √𝑉𝑔𝑠(𝑡) − 𝑉𝑡ℎ(𝑡) 𝑒
(𝑉𝑔𝑠(𝑡)−𝑉𝑡ℎ(𝑡))
𝐸0𝑇𝑜𝑥 (𝑘′∆𝑡𝑛)                      (14) 
Assume that the total stress time T is divided into N intervals and look at behavior of the 
feedback loop in each interval. Define 𝐹0 = 𝑘′√𝑉𝑔𝑠0 − 𝑉𝑡ℎ0 𝑒
(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥 so that 𝐹1 =
∆𝑉𝑡ℎ0 = 𝐹0 (
𝑇
𝑁
)
𝑛
 when a device is initially stressed for time a small interval of time T/N. 
∆𝑉𝑡ℎ𝐵 = 𝐹0(𝑇)
𝑛is the baseline curve as before. Then in the next interval, Vth shift is: 
𝐹2 = 𝑘′√𝑉𝑔𝑠0 + 𝛼∆𝑉𝑡ℎ0 − 𝑉𝑡ℎ0 − ∆𝑉𝑡ℎ0 𝑒
(𝑉𝑔𝑠0+𝛼∆𝑉𝑡ℎ0−𝑉𝑡ℎ0−∆𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥 (
2𝑇
𝑁
)
𝑛
  
=𝑘′√𝑉𝑔𝑠0 − 𝑉𝑡ℎ0 + (𝛼 − 1)∆𝑉𝑡ℎ0 𝑒
(𝑉𝑔𝑠0−𝑉𝑡ℎ0+(𝛼−1)∆𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥 (
2𝑇
𝑁
)
𝑛
                                      (15) 
Expanding using Taylor series: 
(x + y)
1
2 = √x +
y
2√x
+⋯  (higher powers of y ignorable)  
𝐹2 = 𝑘
′√𝑉𝑔𝑠0−𝑉𝑡ℎ0 𝑒
(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥 (
2𝑇
𝑁
)
𝑛
 𝑒
((𝛼−1)∆𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥
+ 𝑘′(𝛼 − 1)∆𝑉𝑡ℎ0
 𝑒
(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥
2√𝑉𝑔𝑠0−𝑉𝑡ℎ0
(
2𝑇
𝑁
)
𝑛
 𝑒
((𝛼−1)∆𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥   
=(
2𝑇
𝑁
)
𝑛
 𝑒
((𝛼−1)𝐹1)
𝐸0𝑇𝑜𝑥 [𝐹0 + 𝑘
′(𝛼 − 1)𝐶𝐹1]   where C=
 e
(Vgs0−Vth0)
E0Tox
2√Vgs0−Vth0
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expanding the exponent and ignoring higher powers 
𝐹𝑘 = (
𝑘𝑇
𝑁
)
𝑛
(𝐹0 + (𝛼 − 1)
𝐹0𝐹𝑘−1
𝐸0𝑇𝑜𝑥
+ 𝑘′(𝛼 − 1)𝐶𝐹𝑘−1) 
Looking at Nth interval (k=N) and simplifying: 
𝐹𝑁 = 𝐹0(𝑇)
𝑛 {1 + (
𝑁−1
𝑁
)
𝑛
𝐷𝑇𝑛 + (
𝑁−1
𝑁
)
𝑛
(
𝑁−2
𝑁
)
𝑛
(𝐷𝑇𝑛)2 +⋯+
(
𝑁−1
𝑁
)
𝑛
(
𝑁−2
𝑁
)
𝑛
(
𝑁−3
𝑁
)
𝑛
…(
2
𝑁
) (
1
𝑁
) (𝐷𝑇𝑛)𝑁}                                                                               (16) 
where 𝐷 = (𝛼 − 1) {
𝐹0
𝐸0𝑇𝑜𝑥
+ 𝑘′𝐶}. On taking the limit N-> inf 𝐹𝑁 = 𝐹0(𝑇)
𝑛{1 + 𝐷𝑇𝑛 +
(𝐷𝑇𝑛)2 + (𝐷𝑇𝑛)3…}  which can be simplified as  𝐷𝑇𝑛 <1 so it is convergent infinite sum 
of geometric series: 
𝐹𝑁 = 𝐹0(𝑇)
𝑛 [
1
1−𝐷𝑇𝑛
]  
Therefore the shift in Vth is given by 
∆𝑉𝑡ℎ =
∆𝑉𝑡ℎ𝐵
1−
(𝛼−1)
𝐹0
{
𝐹0
𝐸0𝑇𝑜𝑥
+𝑘′
 𝑒
(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥
2√𝑉𝑔𝑠0−𝑉𝑡ℎ0
}∆𝑉𝑡ℎ𝐵
= 
∆𝑉𝑡ℎ𝐵
1−(𝛼−1){
1
𝐸0𝑇𝑜𝑥
+
1
2(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
}∆𝑉𝑡ℎ𝐵
=
∆𝑉𝑡ℎ𝐵
1−𝑔1𝑔2
    (17) 
It can be rewritten in terms of loop gains as: 
𝑔1 =
𝜕𝑉𝑔𝑠
𝜕∆𝑉𝑡ℎ
= 𝛼 ;    𝑔2 =
𝜕∆𝑉𝑡ℎ
𝜕𝑉𝑔𝑠
=
∆𝑉𝑡ℎ𝐵
𝐹0
{
𝐹0
𝐸0𝑇𝑜𝑥
+ 𝑘′
 𝑒
(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
𝐸0𝑇𝑜𝑥
2√𝑉𝑔𝑠0−𝑉𝑡ℎ0
}                                   (18) 
Thus, 𝑔1𝑔2= 𝛼 {
1
𝐸0𝑇𝑜𝑥
+
1
2(𝑉𝑔𝑠0−𝑉𝑡ℎ0)
} ∆𝑉𝑡ℎ𝐵 ≥ 1 as per requirement. 
In order to determine the value of x by which to reduce Ids for test, consider 𝐼𝑑 =
𝐴
2
(𝑉𝑔𝑠(𝑡) − 𝑉𝑡ℎ(𝑡))
2. With aging: 𝐼𝑑 ⇒
𝐴
2
(𝑉𝑔𝑠 − 𝑉𝑡ℎ − ∆𝑉𝑡ℎ)
2
=(1-x) 
𝐴
2
(𝑉𝑔𝑠 − 𝑉𝑡ℎ)
2. 
Simplifying: 𝑉𝑔𝑠 − 𝑉𝑡ℎ =
1
1−√1−𝑥
∆𝑉𝑡ℎ and taking derivative, 
𝜕𝑉𝑔𝑠
𝜕∆𝑉𝑡ℎ
 = 
1
1 −√1−𝑥
 =  𝑔1 = 𝛼 
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Thus for discrete steps the decrease of  𝐼𝑑 that prompts increase in 𝑉𝑔𝑠 by an 
amount 𝛼∆𝑉𝑡ℎ is x=
2𝛼−1
𝛼2
 . 
3.2.2. Test Methodology 
The essential idea of AAA is to stress the device in a closed-loop fashion, and adaptively 
control the loop gain through the feedback. For example, a device stressed in a diode 
connection (i.e., gate and drain connected) with a constant bias current (Ibias) contains a 
feedback loop, as shown in Fig. 3.10 (left) [15]. The corresponding voltage at the gate node 
is Vbias. While the aging effect under constant stress voltage is usually a gradual process, 
the degradation rate in such a closed-loop structure is significantly elevated [9]. The DUT 
may even experience bias runaway, due to the positive feedback between gradual HCI 
degradation and constant bias control for 65nm technology. As the device degrades 
continuously under HCI, the threshold voltage Vth increases; meanwhile since the device 
needs to maintain a constant Ibias, bias voltage Vbias is forced to increase; the higher value 
of Vbias in turn accelerates the stress under HCI. When the initial Vbias is high enough, the 
loop gain is larger than one and thus, the device enters the positive feedback region and 
rapidly fails. Bias runaway that happens in this 65nm diode structure inspires the proposed 
AAA method to speed up the degradation. However, a direct employment of the diode 
structure to 28nm HKMG fails to trigger bias runaway, as observed in Fig. 3.10 (right). In 
a HKMG NMOS device at high temperature, PBTI is the dominant factor, not HCI (Fig. 
3.1) [17]. Compared to HCI, BTI is much more gradual, especially in the long term. 
Therefore, the loop gain is always smaller than one in the diode connection, and the device 
never enters the instable region to trigger the runaway [5]. To overcome this issue, Fig. 
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3.11 further examines the loop gain and proposes the adaptive scheme. In the diode 
connection, the loop gain (A) has two components, as shown in Fig. 3.11: the first term is 
the gain in the aging physics (i.e., the degradation rate as a function of the bias), and the 
second term is the gain in the circuit topology (i.e., the change of Vbias to maintain Ibias). At 
65nm, the second term is passive while the first term is significant due to the strong 
dependence of HCI on Vbias; at 28nm, however, BTI has a much weaker dependence on 
Vds and thus, A does not exceed one in this passive connection. By recognizing such 
limitation of BTI, the solution of AAA is to proactively adjust the second term, the gain of 
Vbias to Ibias in the modified feedback loop (i.e., ∆Vst/∆Ids as in Fig. 3.11), in order to force 
the device to enter the runaway region, even under the moderate BTI. 
 
Figure 3.11 The proposed acceleration scheme actively tunes the stress voltage in order 
to drive the DUT into the region of the positive feedback (A>1), even under the gradual 
BTI effect. 
In practice, continuously monitor the degradation of Ids (Ids). When the change 
exceeds a threshold (%), the stress voltage will be adaptively increased by Vst. Note that 
the gain Vst/Ids here in AAA is controlled by the test scheme rather than the circuit 
𝑳𝒐𝒐𝒑 𝑮𝒂𝒊𝒏 (𝑨): 
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topology only, as in the diode connection (Fig. 3.10). By replacing the constant bias current 
in the diode structure with the adaptive shift and selecting appropriate ∆Vst/∆Ids, tune the 
loop gain A to be either < 1 or > 1, to set the DUT in the negative feedback or positive 
feedback, respectively. Figure 3.11 (right) confirms the AAA method with 28nm 
simulations: when ∆Vst/∆Ids is large enough, this closed-loop feedback structure enables 
runaway and speeds up the aging process. A higher initial value of the stress voltage (Vstress) 
further helps drive the DUT into runaway with a smaller ∆Vst/∆Ids. 
3.2.3. Test procedure 
Figure 3.12 summarizes the test procedure of AAA at the device level. For a 
discrete device, the shift of its drain current or the shift of threshold voltage (ΔIds or ΔVth, 
respectively) is used to monitor the aging process, while the gate current (Ig) is sampled at 
the same time to evaluate the progress of gate dielectric breakdown. If the increase of Ig 
(∆Ig) does not exceed a threshold, i.e., Ifail, then the stress continues; otherwise, the end of 
life of DUTs is reached.  
During the stress period, the change of Ids (or Vth) is the index of the degradation 
rate. When its amount of change is more than a given percentage, η%, the adjustment of 
the stress condition is activated. Different from a conventional stress test with constant 
conditions, the feedback in AAA is designed towards a positive loop in order to accelerate 
the degradation: the more degradation that happens, the higher the stress voltage is tuned 
to be. The exact gain at this step is controlled by the gain of ∆Vst/∆Ids, as shown in Fig. 
3.11. Moreover, such a feedback implies an adaptation to the intrinsic quality of a DUT: a 
weaker DUT will degrade faster and thus, experiences more frequent increase of the stress 
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voltage, while a DUT with higher quality will have much fewer voltage adjustment during 
the test period. Therefore, for the same initial test condition and the same test period, a 
weaker DUT will end up with a much faster degradation. This behavior well serves the 
purpose to speed up the aging while protecting the strong DUT. Note in AAA, the stress 
voltage is used as the adaptive variable because of its faster tuning rate in the test, rather 
than the slower change of the stress temperature. 
 
Figure 3.12 The procedure of AAA, in which the shift of Ids (or Vth) is used as the 
monitor to adaptively increase Vstress. This iterative methodology can be performed till the 
end of life, such as dielectric breakdown. 
 
Overall, the acceleration rate in AAA is controlled by the initial stress condition, 
the threshold of ∆Ids (η%) to trigger the increase of Vstress, the sensitivity of Vstress to such 
change ∆Vst/∆Ids), and most importantly, the specific aging mechanism. 
3.2.4. Silicon Results 
The proposed AAA method is applied to 28nm HKMG devices, with the minimum 
gate length of 30nm. First, compact models of HCI and BTI for discrete NMOS devices 
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are calibrated at various stress voltages and temperatures, and decomposed as shown in 
Fig. 3.1 [4].  Then the AAA flow in Fig. 3.12 is conducted on multiple devices. While the 
end of life is defined by TDDB (e.g. Ig increased to a value Ifail), track both changes of Ids 
(or Vth) and Ig, and explore the correlation between BTI and TDDB. When Ids is η% lower 
than the value in previous measurement, the stress voltage, Vstress, will be adaptively 
increased by ∆Vst. This loop is executed till EOL is achieved, e.g. Ig is more than 100X 
than the fresh value. Figure 3.13 presents the test results of four NMOS devices at 28nm 
HKMG, all with the same width and length. They start from the same stress condition and 
Vds is constant. For three of them, AAA is applied; for the fourth one, Vstress is kept constant 
at 1.1V, as the control DUT to provide a baseline of degradation.  
As indicated in Fig. 3.11, the positive feedback can be triggered if ∆Vst/∆Ids is 
carefully selected and thus, the loop gain A is more than 1, even though the gain in BTI 
(∆Ids/∆Vstress)aging is moderate. In this experiment, ∆Ids is set as 3.2% (η=3.2), i.e., when Ids 
is shifted by 3.2%, the gate voltage, Vstress, is added by ∆Vst; the device is then stressed at 
this new Vstress until Ids degrades by another 3.2% or TDDB happens, as described in Fig. 
3.12. For these three identical DUTs, various amounts of ∆Vst are tested to validate the 
approach and prediction by the aging model. When ∆Vst is small (e.g. 200mV), the device 
only experiences a mild elevation of the degradation rate, compared to that under constant 
stress. Yet when ∆Vst is large enough (e.g. 400mV in this case), the runaway behavior is 
activated, because the loop gain is significantly larger than 1 now. As a consequence of the 
positive feedback, the DUT rapidly degrades and eventually has a gate breakdown. Note 
that the moments of large Ids change and Ig change are synchronized in Fig. 3.13, indicating 
that the discrete failures in the HK dielectric may be caused by the same trapped charges 
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that affect the trapping/detrapping behavior of PBTI [14]. For both gradual degradation 
and runaway, aging models of HCI and PBTI extracted from short-term measurement (Fig. 
3.1) well predict the shift through the entire process.  
Figure 3.13 The implementation of adaptive accelerated aging at 28nm HKMG 
devices (L=30nm, Vds=0.9V). BTI and TDDB are coupled during AAA, and match the 
model prediction. Vth (extracted from Ids) and Ig are monitored simultaneously, as 
presented by the left and right figures, respectively. The bottom figure shows comparison 
with compact model. 
Therefore, the AAA method provides an effective approach to calibrate aging 
models to EOL, using a short time period of experiments. Based on the validated model, 
Fig. 3.14 further explores the design space of AAA. In order to induce the runaway 
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behavior earlier and faster, a larger gain of (∆Vst/∆Ids) is preferred, which requires a small 
∆Ids and a large ∆Vst. For instance, if the target is to  
 
Figure 3.14 An appropriate selection of Vst and Ids is able to induce failure of 
dielectric breakdown (BD) within one hour, driving the DUT to its EOL 
 
drive TDDB to occur within one hour, ∆Ids should be 1.6% and ∆Vst to be 200mV. As 
shown in Fig.3.13 , Vstress is still within 3V when TDDB happens, which is practical for the 
stress test. Simulation results as shown in Fig.3.14 help design the experiment, depending 
on the target time duration.  
3.3. Adaptive Accelerated Aging: Digital circuits 
Extensive works have been performed on physical aging models at the device level 
[5, 20]. These device models need to be propagated to the circuit level, helping manage 
system failure due to aging. However, aging analysis in digital circuits faces many 
additional challenges, such as process/voltage/temperature variations and dynamic 
workloads [19, 20]. These process and environmental uncertainties significantly affect the 
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aging behavior for circuits, especially the recovery phase in BTI [18]. Even though there 
are benchmark programs to estimate the average switching activity and long-term 
degradation models have been developed based on them [5], a direct and efficient 
measurement towards EOL is still preferred at the circuit level, such that the quality of 
aging analysis tools can be justified. This section extends AAA to the circuit level, using 
the ring oscillator (RO) as the test case for demonstration. 
At 28nm and below, BTI is the dominant effect in digital circuits. BTI degradation 
recovers after removal of stress due to de-trapping and interface trap passivation [21]. HCI 
on the other hand does not undergo any noticeable recovery effect. In dynamic circuit 
operation, these effects work together, HCI during the transition and BTI during the 
constant stress in the cycle. This leads to speedy degradation. For a ring oscillator, use its 
oscillation frequency (F) to evaluate the performance. The shift of F (∆F) is the index of 
aging, similar as ∆Ids for device aging. As shown in Fig. 3.15, the mixture of BTI and HCI 
has different impact on RO frequency and duty cycle of the switching waveform, during 
static (DC) and dynamic (AC) stress. Under the static condition, duty cycle is affected 
asymmetrically (i.e., asymmetric aging) because different switching edge suffers from 
different amount of degradation. For dynamic stress, duty cycle is not affected.  
To simplify the monitoring of aging, apply dynamic stress in AAA to the RO. In 
this case, ∆F is the single parameter to assess the degradation rate.  As ∆F increases, a 
digital design may develop multiple paths that fail timing checks, logic correctness, etc. 
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which are required by design specification. For demonstration in this study, use ∆F > 40% 
as an empirical value to represent end of life in RO simulation under AAA. 
Figure 3.15 PBTI and NBTI jointly affect the degradation of a ring oscillator, 
while HCI is marginal. The impact on duty cycle is different between DC stress and AC 
stress. So Verilog-A blocks are added to model their impact. 
 
The AAA method is demonstrated on the ROs using SPICE simulation. The aging 
models are introduced to each device with a Verilog-A module to model Vth shift under 
multiple aging mechanisms, such as HCI and BTI [4, 22]. The overall flow of AAA on 
ROs is similar as that in Fig. 3.15. The main difference include: (1) the index of aging is 
RO frequency, not Ids or Vth at the device level. Once F is more than a designed value, 
%, the stress voltage will be increased; (2) VDD is the only voltage to stress the dynamic 
operation of ROs. VDD goes up by Vst in each iteration loop. By choosing an appropriate 
ratio of (Vst/F), the goal is to trigger the positive feedback of RO, such that the 
degradation towards EOL can happen rapidly.  
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Figure 3.16 presents the simulation results of AAA on 28nm ROs. Depending on the 
combinations of Vst and F, the degradation of RO frequency can be gradual or runaway. 
A larger Vst (i.e., the step size of stress voltage increase) and a smaller F (i.e., the 
threshold to activate VDD increase) are preferred to induce the runaway behavior. Note 
that under the same ratio of (Vst/F), such as 100mV/1.6% and 200mV/3.2% in Fig. 3.10, 
a smaller F triggers the increase of VDD more frequently and thus, runaway happens faster.  
Finally Table 3.2 summarizes the time to reach EOL in the RO. It is feasible to apply AAA 
to a digital circuit and drive the circuit into rapid degradation within one hour. This is 
consistent with experimental results at the device level, and confirms the efficacy of AAA 
for fast and complete aging test.  
Figure 3.16 AAA on RO frequency under various Vst and %. The runaway 
behavior is possible by selecting appropriate feedback control. In these simulations, an 
11-stage 28nm RO is stressed under 105oC. VDD = 0.9V. 
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Time to EOL 
(seconds) 
Vst (mV) 
25 50 100 200 
% 
for F 
1.6% 36360 12600 3620 1300 
3.2% 172800 75600 23040 7200 
4.8% 450000 158400 57960 22320 
 
Table 3.2 Summary of the time to EOL for an 11-stage RO at 28nm. The shadowed region 
represents that EOL is reached in about one hour. 
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CHAPTER 4. Aging in VLSI- SyRA 
4.1. Framework for SyRA-X 
Determining aging and End of Lifetime (EOL) for VLSI circuits can be a slow and 
cumbersome process. A simple extrapolation of aging results, under statistical variations 
and other uncertainties, may cause large errors in EOL prediction and over-margining. This 
section provides a fast and effective simulation solution to determine guard band against 
aging in a design. Here, an improved version of System Reliability Analyzer (SyRA), 
SyRA-X is presented, to provide: (1) circuit aging calculation which is reliable under 
various switching activities at each node, (2) device, gate, and path level analysis of aging 
with dynamic inputs, and (3) verification of SyRA-X with a minimum guard band to give 
prediction over 99% accuracy. 
The efficiency and accuracy of path delay degradation are increasingly important 
as design size keeps scaling up and delay margins become tighter [23]. If the design does 
not account for aging within a realistic margin, it may not function correctly for its designed 
lifetime. Yet such needs are not sufficiently managed by existing PDK models. Fig. 1.4 
illustrates the reliability analysis at 28nm high-K metal-gate (HKMG) with SPICE, which 
is inefficient for large-scale digital design. As the scale and the complexity of VLSI design 
increase, the time taken to calculate aging increases linearly. Additionally, the physics of 
recovery in BTI is not well described by existing models in the PDK, causing a significant 
overestimation of path delay degradation (Td), as shown in Fig. 1.4. In design practice, 
such erroneous aging prediction may lead to inappropriate optimization and tradeoffs 
among performance, power and reliability. 
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To provide an effective simulation solution, previous work, System Reliability 
Analyzer (SyRA), was implemented to integrate device aging models, standard gate 
library, large-scale static timing analysis and the management of switching activity (), 
where  is defined as the average portion in a clock cycle when a signal stays ‘on’ (Fig. 
4.1) [24]. It consists of running the design benchmark to determine α at each node, based 
on which ∆Vth of the gates are calculated. Using standard cell library at two different VDD, 
the delay due to change in VDD (∆Td,VDD) is determined, which is used in Eq. 14 to 
generate the overall shift in delay caused by aging. 
One of the shortcomings of SyRA is the estimation of α. During realistic circuit 
operations, α is an application-dependent variable and therefore, an empirical value, 
generated from specific design benchmarks, is neither accurate nor efficient. Therefore, 
SyRA-X is developed as an improvement over SyRA. The aforementioned model proposes 
to use a fixed switching activity in ∆Td prediction, instead of a dynamic . This will reduce 
the runtime substantially without compromising the aging results for the design. SyRA-X 
method is possible because of the co-existence of PBTI plus HCI and NBTI in NMOS and 
PMOS, respectively, in this 28nm HKMG technology, as explained in next section. The 
efficacy of SyRA-X is fully validated in a 28nm design. 
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Figure 4.1 SyRA-X removes the estimation and propagation of switching activities 
in SyRA, which requires empirical benchmarking of the activity and logic analysis 
through the netlist. 
 
Figure 4.2 . At the device level, SyRA calibrates static models with 28nm PDK, 
including NBTI (left) and PBTI and HCI (right). Additional calibration is needed for 
dynamic aging models. 
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SyRA-X flow begins with Static Timing Analysis (STA) which generates a fresh 
timing report without aging with timing information for all gates in the design. Unlike 
SyRA, where α is calculated for each node, a value of α=0.5 is assigned to all nodes for 
dynamic stress; node voltage is assigned in case of static stress. The clock transition time 
is used to compute the HCI contribution to aging. ∆Vth is calculated for the gates using 
long term NBTI, PBTI and HCI models. Furthermore, the gate delay shift ∆Td,VDD due 
to change in supply voltage VDD is calculated either directly from the standard cell library 
characterized at two closely spaced VDD values or using SPICE simulation. Eventually, 
the shift in delay ∆Td,Vth caused by change in ∆Vth due to aging can be computed as 
∆𝑇𝑑,𝑉𝑡ℎ = −(
𝑉𝐷𝐷
𝑉𝑡ℎ
) (
∆𝑇𝑑,𝑉𝐷𝐷
∆𝑉𝐷𝐷
)∆𝑉𝑡ℎ                                                                                        (14) 
Long term RD models are used to calculate ∆Vth [24]. For complex gates, ∆Vth is 
calculated by considering the weightage of switching gates and number of gates traversed 
from input to output. Also, based on the Td,VDD Vs VDD graph, slope from a relatively 
linear region should be chosen. 
 
Figure 4.3 At the gate level, the sensitivity analysis converts Td dependence on 
VDD to Vth [5]. 
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4.2. Model Calibration and Simulation 
Fig. 4.1 presents the simulation flow with SyRA-X. The cornerstones are device 
aging models, an aging-aware library and the integration with static timing analyzer, while 
using a constant switching activity for critical path analysis. At the device level, SyRA-X 
leverages static aging models provided by the 28nm PDK. The calibration includes voltage, 
temperature and time dependence for NBTI, PBTI and HCI, as shown in Fig. 4.2. 
Additional parameters in the recovery phase are extracted from dynamic aging data, as the 
existing PDK is relatively insensitive to the recovery time (Fig. 1.4). To include aging 
effects into the standard gate library without resorting to expensive library characterization 
or silicon test, SyRA-X exploits the sensitivity analysis, based on the assumption that the 
shift of Vth (Vth) and gate delay is still much smaller than their nominal values [24, 5].  
Fig. 4.3 presents the calculation of Td as a function of Vth shift and the sensitivity of Td 
to VDD, which can be obtained from an existing library for NAND2.  
The device Vth model and standard cell library, providing Td with changing supply 
voltage, readily generate two of the essential factors for predicting gate delay shift in a 
VLSI design. On the other hand, the dynamic switching activity complicates the calculation 
due to the mixture of stress and recovery [5, 23, 24]. If only NBTI exists, the impact of α 
on Td is monotonic, as observed in Fig. 4.4; but with contribution of PBTI, the effect of α 
at the input node of each gate is more uniform and can be estimated for worst case in order 
to get an accurate prediction [5, 24]. 
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Figure 4.4 Examples of gate delay shift: D-FF (top), NAND and NOR (bottom). 
Due to the co-existence of NBTI and PBTI in 28nm HKMG, the peak of Td is around 
=0.5 
For gates like NAND and NOR, SyRA model with its account for recovery, shows much 
less variation in ∆Td as compared to the existing PDK model. Even for complex gate like 
D-flip-flop, the decomposition of NBTI and PBTI as calculated with SyRA shows an 
averaging effect. However with both NBTI and PBTI occurring together at 28nm HKMG, 
their interaction leads to the peak degradation at α~0.5 in various circuits. The effect of α 
becomes insignificant when this analysis is carried out for a number of timing path as 
shown in Fig 4.5. Note that for a specific node, only its long-term average of α is needed 
for aging analysis [23].  
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Figure 4.5 For one switching node, an average α is sufficient to predict long-term aging. 
The aforementioned observation is the physical basis of SyRA-X: It is proposed to 
apply α=0.5 to input nodes of all gates, without acquiring α at numerous primary path 
inputs and then propagating them to each gate on the path as was done in SyRA. Depending 
on the relative strength of PBTI and NBTI, as well as the path structure, an extra guard 
band (η) is added for safe prediction of EOL (Fig. 4.6). This guard band can be adjusted 
according to the required design specification at any stage of designing order to avoid over 
or under optimization.  
 
Figure 4.6 SyRA-X simplifies the calculation of  for each gate, using 0.5 to approximate 
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SyRA-X:  of each gate at 0.5. Then a guardband () is added to the path delay: 
∆𝑇𝑑 = ∆𝑇𝑑(𝛼 = 0.5) ∙ 1(+) 
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The full SyRA-X is implemented into a realistic 28nm design. The timing analysis 
is performed with a commercial tool at the gate level [25]. The guard band is empirically 
determined by sampling 1038 paths. Fig. 4.7 presents the result: with a small margin of 
2.3%, SyRA-X achieves 99% accuracy in Td prediction, compared to SyRA with random 
input α’s; only 4 paths have the underestimation of Td. More comprehensive evaluation 
is summarized in Table 4. Based on required accuracy in delay shift, a value of guard band 
can be chosen for the design. Indeed, since ∆Td peaks around α=0.5 at the gate level (Fig. 
4.4), a small η is sufficient to improve the accuracy. Even though negative prediction error 
happens (Table 4), indicating an underestimation of aging, the error is still much smaller 
than other design margins in practice. Benefiting from the efficiency of parallel timing 
analysis at the gate level, SyRA-X only needs <1 minute to predict path delay shift (Fig. 
1.4). As a comparison, SyRA needs more than 3 minutes to generate switching activities 
at each node using a benchmark. 
 
Figure 4.7 SyRA-X well predicts Td change in 10 years. There are totally 1038 paths 
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Table 4 The evaluation of SyRA-X: (top) SyRA-X is a safe and tight prediction of Td; 
(bottom) the maximum error in the prediction of critical path Td compared to full SyRA 
with random input switching activities. 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
28nm 
design 
1 2 3 4 5 6 7 
# of Gates 40 42 52 45 55 49 50 
Error (%) -0.23 -0.95 0.45 0.22 0.10 0.29 -0.74 
 
Td Accuracy   90% 95% 99% 99.5% 
Guardband  0.02% 1.2% 2.3% 2.8% 
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Chapter 5 Summary and Future Work 
This work presents a new way to model the observed degradation of devices due to 
aging under multiple aging mechanisms like BTI, HCI and TDDB. It provides realistic 
compact models to predict aging at device as well as circuit level to help model aging and 
generate fast and efficient delay margins for designing large integrated circuits. 
 Chapter 1 introduces the aging models and highlights the necessity and motivation 
behind developing this work 
 Chapter 2 investigates stochastic BTI and TDDB and proposes a new model for the 
observed correlation. Silicon data at 28nm confirms the coincidence of Ig jump and 
sudden Vth shift. This effect may significantly reduce the lifetime of circuits, 
demanding more careful evaluation and management. 
 Chapter 3 proposes a compact model for estimating the aging for devices in 
feedback loop. The method is applicable to both discrete devices and circuit-level 
test structure by adding a Verilog-A module with the compact model. Adaptive 
Accelerated Aging method is developed as an effective approach to speed up the 
degradation of a DUT with aging. As demonstrated with 28nm HKMG data, AAA 
is an efficient method to validate reliability prediction to the end of lifetime. The 
stress inputs can be so chosen as to decide what time frame to reach the DUT end 
of life for both devices and circuits. 
 Chapter 4 implements SyRA for gate-level aging prediction with more robust 
analysis under activity uncertainty. The co-existence of both NBTI and PBTI at 
28nm enables aging analysis of path delay with fixed α at each gate, rather than 
  
 
 51 
pursuing more expensive activity estimation. The new tool has been demonstrated 
at 28nm design practice, confirming the effectiveness of SyRA-X.   
To develop this work further, the model for BTI and TDDB introduced here is a 
stochastic model and should be validated over a large number of devices. Also, this model 
can be tested for modelling recovery observed in BTI. The feedback loop compact model 
can be extended to cover larger selection of circuit configurations. Being a generic model 
with dependence on loop gains, it should be able to predict the accelerated aging in various 
types of circuits. The analysis of SyRA-X is currently done under limited scope. It should 
be validated further based on silicon results. 
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Chapter 6 Conclusion 
 In conclusion, this work addresses the need of device models that can assimilate 
the TD model along with the gradual trap generation as well as those generated due to 
TDDB stress causing acceleration in aging. This model is tested for 14nm FinFet devices 
and 28 nm HKMG devices. Developing further, circuit configurations are studied that 
present the phenomenon of accelerated aging due to existence of a positive feedback loop 
during their operation. A compact model is developed based on loop gains that can predict 
the accelerated degradation of threshold voltage. This phenomenon then inspired the 
development of a methodology called Accelerated Adaptive Aging that leverages the 
positive feedback loop and based on user inputs can stress a device or circuit to desired 
EOL. Being able to stress a device to EOL allows us to have efficient validation of the 
aging models without having to perform error prone predictions. Finally to make these 
models usable at VLSI level, SyRA is developed into SyRA-X that can reliably predict the 
aging at circuit level and provide realistic margins for accommodating degradation due to 
aging. 
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